發明
中華民國
103112335
I 477213
換層佈線式差模蛇形延遲線結構
中原大學
2015/03/11
這專利提出一種共模雜訊抑制的新技術..就是用不同層的走線方式來降低弱偶和差模蛇形延遲微帶線..這用換層去取代傳統同層佈線的目的是要使這兩段線的延遲時間一致而來降低共模雜訊..這新的技術與傳統同一層佈線結構來比較..使得時域共模雜訊峰值可以抑制大於90%之多..且頻域部份的差模轉共模參數可以抑制大於20dB之多..而且意志的頻寬可以達非常寬頻的效果...這抑制的效能遠遠勝過之前的傳統佈線方式與其他抑制方法(強耦合轉角方式與接地防護線).. This pattern proposes a new common-mode noise reduction scheme that involves different-layers-routing turned traces to reduce the CMN in weakly coupled differential serpentine delay microstrip lines. The purpose of using different-layers-routing turned traces instead of same-layer-routing coupled turned traces (conventional scheme) is to cause the difference between the delay times of the two traces of the turn-traces section to approach zero to minimize the CMN. The proposed solution obtains a peak-to-peak amplitude of CMN in the time domain simulation that is more than 90% that obtained using the conventional scheme. The proposed reduction scheme in DSDMLs reduces the differential-to-common mode conversion by more than 20dB. The range of frequencies over which CMN is reduced is very wide, being almost the wide bandThe reduction using the proposed reduction scheme exceeds those achieved using previous reduction schemes, strongly coupled turned-traces and guard traces.
本部(收文號1060055365)同意該校106年8月3日原產字第1060002554號函申請終止維護專利
產學合作暨專利技轉中心
(03)2651830
版權所有 © 國家科學及技術委員會 National Science and Technology Council All Rights Reserved.
建議使用IE 11或以上版本瀏覽器,最佳瀏覽解析度為1024x768以上|政府網站資料開放宣告
主辦單位:國家科學及技術委員會 執行單位:台灣經濟研究院 網站維護:台灣經濟研究院