發明
美國
13/675,618
US 8,810,262 B2
高效能高穩定電容式介面電路INTEGRATED LOW-NOISE SENSING CIRCUIT WITH EFFICIENT BIAS STABILIZATION
國立清華大學
2014/08/19
本技術為針對電容式感應器所設計之訊號接取電路結構,尤其可自動提供電容式感應器與電路之連接點一個穩定的DC偏壓. 此偏壓相當簡單有效,乃利用一個diode-connected, subthreshold NMOSFET連接於放大器的輸出與輸入端而成,此NMOSFET之源極端經過特殊設計,擁有一個主要漏電途徑,因此可以用來穩壓. 此偏壓可提供一穩定回授電阻,也不會減損訊號,並可抵抗製程變異 A sensing circuit for capacitive sensors has been proposed in this work with emphasis on managing noise, sensor offset, and the DC bias at input terminals. The issue of DC bias is particularly addressed and an efficient method is proposed. A sensing circuit for capacitive sensors has been proposed in this work with emphasis on managing noise, sensor offset, and the DC bias at input terminals. The issue of DC bias is particularly addressed and an efficient method is proposed. The DC bias at each input node is specially established by using single diode-connected, subthreshold NMOSFET that has been tailored to have a dominant leakage current path across its source-body junction diode and to connect between the input node and the output node of the front-end amplifier. This biasing scheme efficiently provides a stable input bias voltage and a stable feedback resistance, does not degrade the signal strength, and makes the amplifier resistant to the die-to-die variation as well as the mismatch of the subthreshold NMOSFETs. No extra power and area are needed.
智財技轉組
03-5715131-62219
版權所有 © 國家科學及技術委員會 National Science and Technology Council All Rights Reserved.
建議使用IE 11或以上版本瀏覽器,最佳瀏覽解析度為1024x768以上|政府網站資料開放宣告
主辦單位:國家科學及技術委員會 執行單位:台灣經濟研究院 網站維護:台灣經濟研究院